Hierarchical Modeling Approach for System Level ESD Analysis: From Hard to Functional Failure - LAAS - Laboratoire d'Analyse et d'Architecture des Systèmes Accéder directement au contenu
Communication Dans Un Congrès Année : 2015

Hierarchical Modeling Approach for System Level ESD Analysis: From Hard to Functional Failure

Résumé

With the increased number of embedded systems into our surrounding area, the electronic devices are exposed to more severe environments and have to survive ElectroStatic Discharges (ESD). Both hard and functional failures have to be guaranteed. In this paper, we will present the methodology we started to develop eight years ago to predict the impact of (ESD). Through two main examples, we will show that a behavioral modeling of the device can give good simulation results. The next step will be the implementation of failure criteria to predict both hard and functional robustness. This paper is a summary of the various results obtained.
Fichier principal
Vignette du fichier
APEMC_2015_modelingV3_final.pdf (436.2 Ko) Télécharger le fichier
Loading...

Dates et versions

hal-01843414 , version 1 (02-08-2018)

Identifiants

Citer

Fabrice Caignet, Rémi Bèges, Patrice Besse, Jean-Philippe Lainé, Nicolas Nolhier, et al.. Hierarchical Modeling Approach for System Level ESD Analysis: From Hard to Functional Failure. Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC) , May 2015, TAIPEI, Taiwan. 4p., ⟨10.1109/APEMC.2015.7175399⟩. ⟨hal-01843414⟩
55 Consultations
210 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More